Researchers at MIT have developed a scalable technique for bonding miniature GaN transistors—known for their high efficiency and speed—onto traditional silicon-based integrated circuits. This low-temperature copper-to-copper bonding process enables high-performance 3D chip stacking without damaging delicate components.
